Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Heterojunction field effect transistor device with serially connected enhancement mode and depletion mode gate regions

Heterojunction field effect transistor device with serially connected enhancement mode and depletion mode gate regions

US Patent 10403625 · Granted Sep 3, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Machine learning method and framework for optimizing setups for accurate, speedy2022
Machine learning method and framework for optimizing setups for accurate, speedy2022
Machine learning method and framework for optimizing setups for accurate, speedy2022
Using threading dislocations in GaN/Si systems to generate physically unclonable2021
Using threading dislocations in GaN/Si systems to generate physically unclonable2021
Constricted junctionless FinFET/nanowire/nanosheet device having cascode portion2020
Constricted junctionless FinFET/nanowire/nanosheet device having cascode portion2020
Constricted junctionless FinFET/nanowire/nanosheet device having cascode portion2020
Local band-to-band-tunneling model for TCAD simulation2020
Local band-to-band-tunneling model for TCAD simulation2020
Tined gate to control threshold voltage in a device formed of materials having p2020
Tined gate to control threshold voltage in a device formed of materials having p2020