Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Distributed interrupt scheme in a multi-processor system

Distributed interrupt scheme in a multi-processor system

US Patent 10394730 · Granted Aug 27, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Local instruction ordering based on memory domains2020
Multiple ethernet ports and port types using a shared data path2019
Local ordering of instructions in a computing system2019
Approach for interfacing a pipeline with two or more interfaces in a processor2018
Collapsed address translation with multiple page sizes2018
Method and apparatus for determining metric for selective caching2018
Distributed timer subsystem2018
Apparatus and method for distributed instruction trace in a processor system2017
Multiple ethernet ports and port types using a shared data path2017
Collapsed address translation with multiple page sizes2017
Merged TLB structure for multiple sequential address translations2017
Distributed timer subsystem across multiple devices2017