Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor fabrication design rule loophole checking for design for manufacturability optimization

Semiconductor fabrication design rule loophole checking for design for manufacturability optimization

US Patent 10394116 · Granted Aug 27, 2019

Estimated economic value: $1,335,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Near-eye display waveguide device and near-eye display apparatus2025
Diffractive optical waveguide, design method for diffractive optical waveguide, 2025
Two-color self-aligned double patterning (SADP) to yield static random access me2025
Phase change memory with encapsulated phase change element2025
Frequency control in a multi-mode VCO2025
Multipole filter on a quantum device with multiplexing and signal separation2025
Display device and glasses2025
Method for designing diffractive optical element and partitioned uniform light i2025
Optical waveguide device and display device2025
Optical waveguide and display device2024
Error correcting memory systems2024
Grating structure, diffraction optical waveguide, and display device2024