Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of manufacturing packaged electronic devices with top terminations

Methods of manufacturing packaged electronic devices with top terminations

US Patent 10375833 · Granted Aug 6, 2019

Estimated economic value: $31,722,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods of fabricating substrates with thermal vias and sinter-bonded thermal di2025
Power amplifier modules including topside cooling interfaces and methods for the2025
Low-stress thermal interface2025
Power amplifier modules, systems, and substrates containing field trapper struct2025
Circuit modules with encapsulant-embedded leadframe terminals, and methods of fa2025
Personal support device with elongate inserts2025
Personal support device with elongate inserts2025
Surface-mount amplifier devices2024
Surface-mount amplifier devices2024
Thick-silver layer interface2024
Overmolded microelectronic packages containing knurled flanges and methods for t2024
Overmolded microelectronic packages containing knurled flanges and methods for t2024