Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Current in-rush mitigation for power-up of embedded memories

Current in-rush mitigation for power-up of embedded memories

US Patent 10353447 · Granted Jul 16, 2019

Estimated economic value: $12,534,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Sharing loop cache instances among multiple threads in processor devices2025
System and method of VLIW instruction processing using reduced-width VLIW proces2023
Techniques for instruction perturbation for improved device security2023
Dynamic load balancing of hardware threads in clustered processor cores using sh2021
System and method of VLIW instruction processing using reduced-width VLIW proces2020
System and method for online functional testing for error-correcting code functi2020
Power and performance aware memory-controller voting mechanism2019
Liquid detection system2018
Multiple cycle search content addressable memory2018
Using the least significant bits of a called function's address to switch proces2018
Hybrid write-through/write-back cache policy managers, and related systems and m2018
Reconfigurable fetch pipeline2018