Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for per-deck erase verify and dynamic inhibit in 3d NAND

Method and apparatus for per-deck erase verify and dynamic inhibit in 3d NAND

US Patent 10346088 · Granted Jul 9, 2019

Estimated economic value: $19,303,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Configuration of a memory device for programming memory cells2025
Temporary parity buffer allocation for zones in a parity group2025
Padding cached data with valid data for memory flush commands2025
Programming operation using cache register release in a memory sub-system2025
Selectively programming retired wordlines of a memory device2025
Selectively programming retired wordlines of a memory device2025