Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for performing register retiming in the presence of timing analysis exceptions

Method and apparatus for performing register retiming in the presence of timing analysis exceptions

US Patent 10339238 · Granted Jul 2, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for implementing layers on a convolutional neural network a2021
Method and apparatus for relocating design modules while preserving timing closu2021
Method and apparatus for designing and implementing a convolution neural net acc2020
Method and apparatus for performing register retiming in the presence of false p2020
Method and apparatus for performing register retiming in the presence of false p2020
Method and apparatus for performing register retiming in the presence of false p2020
Method and apparatus for implementing layers on a convolutional neural network a2020
Method and apparatus for utilizing estimations for register retiming in a design2020
Method and apparatus for relocating design modules while preserving timing closu2019
Incremental register retiming of an integrated circuit design2019
Method and apparatus for implementing user-guided speculative register retiming 2019
Method and apparatus for implementing user-guided speculative register retiming 2019