Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Advanced transistors with punch through suppression

Advanced transistors with punch through suppression

US Patent 10325986 · Granted Jun 18, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit interconnect structures with a metal chalcogenide liner2025
Package architecture of photonic system with vertically stacked dies having plan2025
Package architecture of scalable compute wall having compute bricks with vertica2025
Performing distributed processing using distributed memory2025
Embedded dynamic random-access memory (eDRAM) to operate based on data access ch2025
Integrated circuit structures having ultra-high conductivity global routing2025
Providing fine grain access to package memory2025
Pregnancy test2024
Pregnancy test2024
Pregnancy test2024
Electronic devices and systems, and methods for making and using the same2024
Integrated video and data system2023