Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit and method for adjusting select gate voltage of non-volatile memory during erasure of memory cells based on a well voltage

Circuit and method for adjusting select gate voltage of non-volatile memory during erasure of memory cells based on a well voltage

US Patent 10325662 · Granted Jun 18, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Methods and devices for geometric partition mode with motion vector refinement2025
Multiplexing techniques for overlapping channels with different priorities2025
Planar mode improvement for intra prediction2025
Method for video encoding with residual and coefficients coding, computing devic2025
Chroma coding enhancement in cross-component sample adaptive offset with virtual2025
Coding enhancement in cross-component sample adaptive offset2025
Coding enhancement in cross-component sample adaptive offset2025
HARQ-ACK codebook generation method, HARQ-ACK codebook transmission method, and 2025
HEMT and method of fabricating the same2025
Anti-human thymic stromal lymphopoietin (TSLP) monoclonal antibody and use there2025
Chroma coding enhancement in cross-component sample adaptive offset2025
Threshold voltage tuning for fin-based integrated circuit device2025