Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory compression operable for non-contiguous write/read addresses

Memory compression operable for non-contiguous write/read addresses

US Patent 10320412 · Granted Jun 11, 2019

Estimated economic value: $23,253,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Power efficient crest factor reduction2025
Infrastructure integrity checking2025
Low power digital modes for duty-cycled integrated transceivers2024
Low-complexity inverse sinc for RF sampling transmitters2023
Transition fault testing of functionally asynchronous paths in an integrated cir2023
Testing read-only memory using memory built-in self-test controller2022
Methods and systems for generation of balanced secondary clocks from root clock2022
Infrastructure integrity checking2022
Self test for safety logic2022
Transistion fault testing of funtionally asynchronous paths in an integrated cir2022
Transition fault test (TFT) clock receiver system2021
Low-complexity inverse sinc for RF sampling transmitters2021