Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Support for multiple user defined assertion checkers in a multi-FPGA prototyping system

Support for multiple user defined assertion checkers in a multi-FPGA prototyping system

US Patent 10282501 · Granted May 7, 2019

Estimated economic value: $17,675,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Support for multiple user defined assertion checkers in a multi-FPGA prototyping2019
Systems and methods for on-the-fly temperature and leakage power estimation in e2018
Implementing synchronous triggers for waveform capture in an FPGA prototyping sy2016
System and method of fast phase aligned local generation of clocks on multiple F2016
Method and apparatus for fast low skew phase generation for multiplexing signals2016