Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor device having curved gate electrode aligned with curved side-wall insulating film and stress-introducing layer between channel region and source and drain regions

Semiconductor device having curved gate electrode aligned with curved side-wall insulating film and stress-introducing layer between channel region and source and drain regions

US Patent 10269961 · Granted Apr 23, 2019

Estimated economic value: $735,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unselect word line switch bias scheme for non-volatile memory apparatus2025
Semiconductor device including stress application layer2024
Charge trap evaluation method and semiconductor element2023
Method for evaluating electrical defect density of semiconductor layer, and semi2022
Semiconductor device and manufacturing method thereof2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Three-dimensional memory device with horizontal silicon channels and method of m2020
Three-dimensional memory device containing cobalt capped copper lines and method2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Semiconductor device having curved gate electrode aligned with curved side-wall 2020
Air gap three-dimensional cross rail memory device and method of making thereof2019