Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimizing quiescence in a software transactional memory (STM) system

Optimizing quiescence in a software transactional memory (STM) system

US Patent 10210018 · Granted Feb 19, 2019

Estimated economic value: $27,334,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicore processor with each core having independent floating point datapath an2025
Dynamic precision for neural network compute operations2025
Instructions and logic to perform floating point and integer operations for mach2025
Concurrent multi-datatype execution within a processing resource2024
Work stealing in heterogeneous computing systems2024
Instructions and logic to perform floating point and integer operations for mach2024
Compute optimization mechanism2024
Specialized fixed function hardware for efficient convolution2024
Instructions and logic to perform floating point and integer operations for mach2024
Convolutional neural network optimization mechanism2024
Convolutional neural network optimization mechanism2024
Graphics processing integrated circuit package2023