Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for processing a semiconductor wafer using non-contact electrical measurements indicative of at least one tip-to-tip short or leakage, at least one tip-to-side short or leakage, and at least one chamfer short or leakage, where such measurements are obtained from non-contact pads associated with respective tip-to-tip short, tip-to-side short, and chamfer short test areas

Method for processing a semiconductor wafer using non-contact electrical measurements indicative of at least one tip-to-tip short or leakage, at least one tip-to-side short or leakage, and at least one chamfer short or leakage, where such measurements are obtained from non-contact pads associated with respective tip-to-tip short, tip-to-side short, and chamfer short test areas

US Patent 10199284 · Granted Feb 5, 2019

Estimated economic value: $355,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, devices, and methods for performing a non-contact electrical measuremen2025
Systems, devices, and methods for performing a non-contact electrical measuremen2025
Systems, devices, and methods for performing a non-contact electrical measuremen2025
Systems, devices, and methods for performing a non-contact electrical measuremen2025
Systems, devices, and methods for aligning a particle beam and performing a non-2025
Systems, devices, and methods for aligning a particle beam and performing a non-2025
Systems, devices, and methods for aligning a particle beam and performing a non-2025
Embedded system to characterize BTI degradation effects in MOSFETs2025
Embedded system to characterize BTI degradation effects in MOSFETs2025
Embedded system to characterize BTI degradation effects in MOSFETs2025
Systems, devices, and methods for performing a non-contact electrical measuremen2024
Systems, devices, and methods for performing a non-contact electrical measuremen2024