Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiprocessor system having posted transaction bus interface that generates posted transaction bus commands

Multiprocessor system having posted transaction bus interface that generates posted transaction bus commands

US Patent 10191867 · Granted Jan 29, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration mesh data bus and transactional memories in a multi-processor inte2025
Configuration mesh data bus and transactional memories in a multi-processor inte2021
Table fetch processor instruction using table number to base address translation2020
Transactional memory that performs a statistics add-and-update operation2020
Pop stack absolute instruction2019
Multiprocessor system having fast clocking prefetch circuits that cause processo2019
Multiprocessor system having efficient and shared atomic metering resource2019
NFA completion notification2019
Network interface device that alerts a monitoring processor if configuration of 2019
Executing a selected sequence of instructions depending on packet type in an exa2019
Addressless merge command with data item identifier2018
Kick-started run-to-completion processor having no instruction counter2018