Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Handling of error prone cache line slots of memory side cache of multi-level system memory

Handling of error prone cache line slots of memory side cache of multi-level system memory

US Patent 10185619 · Granted Jan 22, 2019

Estimated economic value: $27,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable access control checking for cross-address-space data movement2025
PASID granularity resource control for IOMMU2025
Sharing memory and I/O services between nodes2025
Runtime memory repair without requiring a reboot of a server computer2025
Adaptive internal error scrubbing and error handling2025
Systems and methods for collecting telematics data from telematics devices2025
Network interface for data transport in heterogeneous computing environments2025
Unified address translation for virtualization of input/output devices2025
Adaptive error correction to improve system memory reliability, availability, an2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Methods and apparatus to perform a pseudo-S3 protocol to update firmware and/or 2025
Cloud scale server reliability management2025