Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for selecting one of a plurality of bus interface configurations to use

Method and apparatus for selecting one of a plurality of bus interface configurations to use

US Patent 10185618 · Granted Jan 22, 2019

Estimated economic value: $27,645,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Perfect row hammer tracking with multiple count increments2025
Distribution of error checking and correction (ECC) bits to allocate ECC bits fo2025
Method and apparatus for memory chip row hammer threat backpressure signal and h2025
Buffer that supports burst transfers having parallel CRC and data transmissions2025
Double fetch for long burst length memory data transfer2025
Reading from a mode register having different read and write timing2025
Apparatus, system and method to detect and improve an input clock performance of2025
Dynamic random access memory built-in self-test power fail mitigation2025
Memory chip with per row activation count having error correction code protectio2024
High performance memory module with reduced loading2024
Power control of a memory device in connected standby state2024
Refresh command control for host assist of row hammer mitigation2024