Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partitioning and routing multi-SLR FPGA for emulation and prototyping

Partitioning and routing multi-SLR FPGA for emulation and prototyping

US Patent 10169505 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Waveform capture using multicycle path properties2025
Clock signal realignment for emulation of a circuit design2025
Multicycle path prediction of reset signals2025
Transformations for multicycle path prediction of clock signals2025
System and method for optimizing emulation throughput by selective application o2024
Machine-learning enhanced compiler2023
Machine-learning enhanced compiler2022
Method and system for emulation clock tree reduction2021
Method for compression of emulation time line in presence of dynamic re-programm2021
Method and apparatus for modeling delays in emulation2019
Peak wirelength aware compiler for FPGA and FPGA-based emulation2019
Logic simulation and/or emulation which follows hardware semantics2019