Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware node having a matrix vector unit with block-floating point processing

Hardware node having a matrix vector unit with block-floating point processing

US Patent 10167800 · Granted Jan 1, 2019

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fusing operators for neural network hardware accelerators2025
Neural network activation compression with narrow block floating-point2025
Neural network activation compression with narrow block floating-point2025
Parallelized decoding of variable-length prefix codes2025
Mapping entities to accounts for de-anonymization of online activity2025
Reducing operations for training neural networks2025
Reducing operations for training neural networks2025
Systems and methods for hardware acceleration of data masking2025
Neural network processing with chained instructions2025
Neural network processing with chained instructions2025
Data-aware model pruning for neural networks2025
Data-aware model pruning for neural networks2025