Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip impedance network with digital coarse and analog fine tuning

On-chip impedance network with digital coarse and analog fine tuning

US Patent 10164633 · Granted Dec 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Direct-bonded native interconnects and active base die2025
3D memory circuit2025
Transistor level interconnection methodologies utilizing 3D interconnects2025
Non-volatile dynamic random access memory2024
Multi-modal wide-angle illumination employing a compound beam combiner2024
Direct-bonded native interconnects and active base die2023
Pre-charging a voltage converter2023
Transistor level interconnection methodologies utilizing 3D interconnects2023
3D memory circuit2023
Pre-charging a voltage converter2022
Multi-die module with low power operation2022
Direct-bonded native interconnects and active base die2022