Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low-latency low-uncertainty timer synchronization mechanism across multiple devices

Low-latency low-uncertainty timer synchronization mechanism across multiple devices

US Patent 10159053 · Granted Dec 18, 2018

Estimated economic value: $7,478,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unidirectional clock signaling in a high-speed serial link2019
Unidirectional clock signaling in a high-speed serial link2019
On-the-fly conversion during load/store operations in a vector processor2018
Self-error injection technique for point-to-point interconnect to increase test 2018
Vector processing engines (VPEs) employing reordering circuitry in data flow pat2018
Programmable distributed data processing in a serial link2018
Programmable distributed data processing in a serial link2018
Vector processing engines (VPEs) employing format conversion circuitry in data f2018
Vector processing engines (VPEs) employing a tapped-delay line(s) for providing 2017
Vector processing engines (VPEs) employing merging circuitry in data flow paths 2017
Vector processing engines (VPEs) employing tapped-delay line(s) for providing pr2017
Vector processing engines having programmable data path configurations for provi2016