Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods

Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods

US Patent 9977676 · Granted May 22, 2018

Estimated economic value: $9,624,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unidirectional clock signaling in a high-speed serial link2019
Low-latency low-uncertainty timer synchronization mechanism across multiple devi2018
On-the-fly conversion during load/store operations in a vector processor2018
Self-error injection technique for point-to-point interconnect to increase test 2018
Programmable distributed data processing in a serial link2018
Vector processing engines (VPEs) employing format conversion circuitry in data f2018
Vector processing engines (VPEs) employing a tapped-delay line(s) for providing 2017
Vector processing engines (VPEs) employing a tapped-delay line(s) for providing 2017
Vector processing engines (VPEs) employing merging circuitry in data flow paths 2017
Vector processing engines (VPEs) employing tapped-delay line(s) for providing pr2017
Vector processing engines (VPEs) employing tapped-delay line(s) for providing pr2017
Vector processing engines having programmable data path configurations for provi2016