Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erasing memory segments in a memory block of memory cells using select gate control line voltages

Erasing memory segments in a memory block of memory cells using select gate control line voltages

US Patent 10153049 · Granted Dec 11, 2018

Estimated economic value: $7,538,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Self-optimizing corrective read offsets with lateral charge migration proxies2025
Program refresh with gate-induced drain leakage2025
Buffer allocation for reducing block transit penalty2025
Multiple-pass programming of memory cells using temporary parity generation2025
Temporary parity buffer allocation for zones in a parity group2025
Padding cached data with valid data for memory flush commands2025
Selectively programming retired wordlines of a memory device2025
Modified read counter incrementing scheme in a memory sub-system2025
Corrective reads with improved recovery from data retention loss2025
Memory devices with backside bond pads under a memory array2025
Sacrificial strings in a memory device to detect read disturb2025
Adaptive pre-read management in multi-pass programming2025