{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Clock control trees", "item": "https://www.patentleaderboard.com/patent/10146899"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock control trees

Clock control trees

US Patent 10146899 · Granted Dec 4, 2018

Estimated economic value: $4,080,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated design closure with abutted hierarchy2021
Placement of vectorized latches in hierarchical integrated circuit development2020
Constructing staging trees in hierarchical circuit designs2020
Constructing staging trees in hierarchical circuit designs2020
Layout of large block synthesis blocks in integrated circuits2020
Layout of large block synthesis blocks in integrated circuits2019
Layout of large block synthesis blocks in integrated circuits2019
Layout of large block synthesis blocks in integrated circuits2019
Layout of large block synthesis blocks in integrated circuits2019
Placement clustering-based white space reservation2019
Area sharing between multiple large block synthesis (LBS) blocks2019
Area sharing between multiple large block synthesis (LBS) blocks2018