Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method and apparatus for finding logic equivalence between register transfer level and post synthesis nets

US Patent 10140405 · Granted Nov 27, 2018

Estimated economic value: $37,089,000

Assignee

Inventors

View full patent text on Google Patents →