Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › ESD centric low-cost IO layout design topology

ESD centric low-cost IO layout design topology

US Patent 10134728 · Granted Nov 20, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual reference ZQ calibration circuits and methods2025
System and method for valid window maximization in toggle mode link using system2025
PPA improvement for voltage mode driver and on-die termination (ODT)2025
Method and system for managing data contracts2024
Method and system for facilitating data interchange2024
High speed toggle mode transmitter with capacitive boosting2024
Two-stage high speed level shifter2024
Reference independent and noise insensitive glitch free clock multiplexer2023
Snapback electrostatic discharge protection for electronic circuits2022
Dual voltage high speed receiver with toggle mode2022
Electrostatic discharge circuit using booster cell2022
Electrostatic discharge protection circuit2022