Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous input/output (I/O) cache line padding

Synchronous input/output (I/O) cache line padding

US Patent 10133691 · Granted Nov 20, 2018

Estimated economic value: $2,951,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input/output (I/O) store protocol for pipelining coherent operations2025
Custom metadata tag inheritance based on a filesystem directory tree or object s2025
System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Technique to handle insufficient on-chip memory capacity in decompressors2025
Detecting redundant power feeds2025
Combining peripheral component interface express partial store commands along ca2024
Indicating extents of tracks in mirroring queues based on information gathered o2024
Parallel file system scans with multiple shared queues2024
Secure memory isolation for secure endpoints2024
Decentralized hot cache line tracking fairness mechanism2024
Preemptive tracking of remote requests for decentralized hot cache line fairness2023
Maintaining an active track data structure to determine active tracks in cache t2023