Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for creating aliased mappings to minimize impact of cache invalidation

System and method for creating aliased mappings to minimize impact of cache invalidation

US Patent 10121220 · Granted Nov 6, 2018

Estimated economic value: $154,208,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for tiling compute work with graphics work2020
Controlling multi-pass rendering sequences in a cache tiling architecture2020
Techniques for maintaining atomicity and ordering for pixel shader operations2019
Multi-pass rendering in a screen space pipeline2019
Efficient binding of resource groups in a graphics application programming inter2019
System, method and computer program product for implementing anti-aliasing opera2019
Technique for performing variable width data compression using a palette of enco2019
Multi-pass rendering in a screen space pipeline2018
Image loads, stores and atomic operations2018
Techniques for managing graphics processing resources in a tile-based architectu2018
Stencil-then-cover path rendering with shared edges2018
Techniques for maintaining atomicity and ordering for pixel shader operations2018