Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for clock skew control with low jitter in an integrated circuit

Method and apparatus for clock skew control with low jitter in an integrated circuit

US Patent 10110205 · Granted Oct 23, 2018

Estimated economic value: $2,704,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reducing voltage drooping in a microelectronic chip2025
Plug-in summation current transformer module, rail-mounted device, and assembly 2025
Implementing optimal coarse programmable delay setting in skew adjust closed loo2025
Writing instrument2025
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2024
Dual chip clock synchronization2024
Burn-in resilient integrated circuit for processors2024
Burn-in resilient integrated circuit for processors2024
Burn-in resilient integrated circuit for processors2024
Burn-in resilient integrated circuit for processors2024
Phase aligning and calibrating clocks from one phase lock loop (PLL) for a two-c2023
Measuring a control system response time2022