Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing power consumption in a memory bus interface by selectively disabling and enabling sense amplifiers

Method and apparatus for reducing power consumption in a memory bus interface by selectively disabling and enabling sense amplifiers

US Patent 10102157 · Granted Oct 16, 2018

Estimated economic value: $21,459,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Unified addressable memory2023
Computer console for throttling the video bitrate of video streams to interface 2023
Method and apparatus for secure system boot2022
Common platform for one-level memory architecture and two-level memory architect2022
Techniques for adjusting computing device sleep states using onboard sensors and2022
Secure circuit control to disable circuitry2021
Unified addressable memory2021
Storing address of spare in failed memory location2021
Secure circuit control to disable circuitry2020
Link power savings with state retention2020
Unified addressable memory2020
Techniques for adjusting computing device sleep states using onboard sensors and2019