Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Computer system including synchronous input/output and hardware assisted purge of address translation cache entries of synchronous input/output transactions

US Patent 10095620 · Granted Oct 9, 2018

Estimated economic value: $3,566,000

Assignee

Inventors

View full patent text on Google Patents →