Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mixed redundancy scheme for inter-die interconnects in a multichip package

Mixed redundancy scheme for inter-die interconnects in a multichip package

US Patent 10082541 · Granted Sep 25, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor memory systems with on-die data buffering2025
Adaptive-learning, auto-labeling method and system for predicting and diagnosing2025
Machine learning based method and device for disturbance classification in a pow2025
Optimizing power in a memory device2025
Seemingly monolithic interface between separate integrated circuit die2025
Integrated circuit device with embedded programmable logic2024
Interface bridge between integrated circuit die2024
Interface bridge between integrated circuit die2024
Optimizing power in a memory device2024
Semiconductor memory systems with on-die data buffering2024
Distributed phased SRAM repair for systems on a chip2024
System on a chip (SOC) communications to prevent direct memory access (DMA) atta2023