Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Processor with instruction cache that performs zero clock retires

Processor with instruction cache that performs zero clock retires

US Patent 10078581 · Granted Sep 18, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Branch density detection for prefetcher2023
Method and apparatus for waking a single core of a multi-core microprocessor, wh2018
Processor with instruction cache that performs zero clock retires2018
Key expansion logic using decryption key primitives2018
Microprocessor with on-the-fly switching of decryption keys2018
Decryption of encrypted instructions using keys selected on basis of instruction2018
Microprocessor using compressed and uncompressed microcode storage2017
System and method of determining memory ownership on cache line basis for detect2017
System and method of determining memory ownership on cache line basis for detect2017
System and method of determining memory ownership on cache line basis for detect2017
Microprocessor with secure execution mode and store key instructions2017
System and method of determining memory ownership on cache line basis for detect2017