Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of reducing charge loss in non-volatile memories

Method of reducing charge loss in non-volatile memories

US Patent 10068912 · Granted Sep 4, 2018

Estimated economic value: $17,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Automated maternal and prenatal health diagnostics from ultrasound blind sweep v2025
Memory location mapping and unmapping2025
Methods of equalizing gate heights in embedded non-volatile memory on HKMG techn2025
Continuous monotonic counter for memory devices2024
Continuous monotonic counter for memory devices2024
Method of forming high-voltage transistor with thin gate poly2024
Dynamic sensing levels for nonvolatile memory devices2024
Dynamic sensing levels for nonvolatile memory devices2024
Erase power loss indicator (EPLI) implementation in flash memory device2024
Erase power loss indicator (EPLI) implementation in flash memory device2024
Method of forming high-voltage transistor with thin gate poly2023
Continuous monotonic counter for memory devices2023