Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reducing verification checks when programming a memory device

Reducing verification checks when programming a memory device

US Patent 10049759 · Granted Aug 14, 2018

Estimated economic value: $20,895,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory devices with controlled wordline ramp rates, and associated systems and m2025
Memory devices with controlled wordline ramp rates, and associated systems and m2025
Apparatus for determination of capacitive and resistive characteristics of acces2025
Memory array structures and methods of forming memory array structures2024
Microelectronic devices, and related memory devices and electronic systems2024
Microelectronic devices, and related memory devices and electronic systems2024
Managing sub-block erase operations in a memory sub-system2024
Managing sub-block erase operations in a memory sub-system2024
Two-part programming of memory cells2024
Selective management of erase operations in memory devices that enable suspend c2024
Memory devices with four data line bias levels2024
Asymmetric plane driver circuits in a multi-plane memory device2024