Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for and methods of reducing power consumed by routing clock signals in an integrated

Circuits for and methods of reducing power consumed by routing clock signals in an integrated

US Patent 10049177 · Granted Aug 14, 2018

Estimated economic value: $94,168,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for configurable interface circuits2025
Circuits and methods for configurable scan chains2025
Debug trace microsectors2025
At-speed burst sampling for user registers2025
Micro-network-on-chip and microsector infrastructure2024
Logic fabric based on microsector infrastructure with data register having scan 2024
Soft network-on-chip overlay through a partial reconfiguration region2024
Three dimensional circuit systems and methods having memory hierarchies2023
Configurable latch circuit2019
Programmable pipeline interface circuit2019
Selectively providing clock signals using a programmable control circuit2019
Methods and circuits for preventing hold violations2019