{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Load-balanced tessellation distribution for parallel architectures", "item": "https://www.patentleaderboard.com/patent/10037625"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Load-balanced tessellation distribution for parallel architectures

Load-balanced tessellation distribution for parallel architectures

US Patent 10037625 · Granted Jul 31, 2018

Estimated economic value: $36,087,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques to process layers of a three-dimensional image using one or more neur2025
Techniques to process layers of a three-dimensional image using one or more neur2025
Average rate regulator for parallel adaptive sampler2025
Exploiting redundant bit combinations in a compressed representation of an image2025
Image processing using color vision deficiency compensation2025
Joint neural denoising of surfaces and volumes2025
Joint neural denoising of surfaces and volumes2025
Techniques for rendering signed distance functions2025
Techniques for texture filtering using refracted ray cones2025
Apparatus and method for optimized ray tracing2025
Techniques for avoiding self-intersections when rendering signed distance functi2024
Noise-free differentiable ray casting2024