Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chained packet sequences in a network on a chip architecture

Chained packet sequences in a network on a chip architecture

US Patent 10027583 · Granted Jul 17, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Asynchronous data transmission over avionics communication network2025
Disjointed virtual memory scheme with block bypass2019
Distributed contiguous reads in a network on a chip architecture2019
Distributed contiguous reads in a network on a chip architecture2019
Packet router buffer management2019
Affinity data collection in a computing system2018
DMA engine for transferring data in a network-on-a-chip processor2018
DMA engine for transferring data in a network-on-a-chip processor2018
Flow control through packet router2018
Memory-attached computing resource in network on a chip architecture to perform 2018
Router path selection and creation in a single clock cycle2018
Synchronization in a multi-processor computing system2018