Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware predictor using a cache line demotion instruction to reduce performance inversion in core-to-core data transfers

Hardware predictor using a cache line demotion instruction to reduce performance inversion in core-to-core data transfers

US Patent 10019360 · Granted Jul 10, 2018

Estimated economic value: $30,438,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two-stage cache partitioning2025
Autonomous and extensible resource control based on software priority hint2025
Technologies for dynamic batch size management2025
Infrastructure processing unit2025
Adaptive pipeline selection for accelerating memory copy operations2025
Aperture access processors, methods, systems, and instructions2025
Random swap injection2025
Packet processing load balancer2025
Controller for locking of selected cache regions2025
Method of managing resources, electronic device, and computer program product2025
3D stack of split graphics processing logic dies2025
Controller for locking of selected cache regions2025