Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Banked physical register data flow architecture in out-of-order processors

Banked physical register data flow architecture in out-of-order processors

US Patent 10007521 · Granted Jun 26, 2018

Estimated economic value: $9,316,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for performing matrix multiplication2025
Word2VEC processing system2022
Permutated ring network2021
Permutated ring network2021
Extended cognitive loudspeaker system (CLS)2021
Indirect sourced cognitive loudspeaker system2021
Timing improvement for cognitive loudspeaker system2021
Methods and systems for packaging an integrated circuit2021
System and methods for completing a cascaded clock ring bus2021
Methods and apparatus for fabricating IC chips with tilted patterning2020
MRAM structure for efficient manufacturability2020
Permutated ring network interconnected computing architecture2020