| 10127343 |
Circuit design layout in multiple synchronous representations |
Gerald Suiter, Edwin Smith |
2018-11-13 |
| 9703916 |
Streaming, at-speed debug and validation architecture |
Rajeev Sehgal, Srinivas Mandavilli, Pradish Mathews, Ajit Singh |
2017-07-11 |
| 9673819 |
Metastability glitch detection |
Rajeev Sehgal, Srinivas Mandavilli, Pradish Mathews, Ajit Singh |
2017-06-06 |
| 9256707 |
Trace routing according to freeform sketches |
Mikhail Y. Zuzin, Charles Pfeil |
2016-02-09 |
| 9015647 |
Dynamic printed circuit board design reuse |
Gerald Suiter |
2015-04-21 |
| 8930868 |
Trace routing according to freeform sketches |
Mikhail Y. Zuzin, Charles I. Pfeil |
2015-01-06 |
| 8103988 |
Use of breakouts in printed circuit board designs |
Charles Pfeil |
2012-01-24 |
| 7949990 |
Parallel electronic design automation: shared simultaneous editing |
Charles Pfeil, Edwin Smith, Vladimir Petunin, Venkat Natarajan |
2011-05-24 |
| 7546571 |
Distributed electronic design automation environment |
Richard Mankin, Reddy Tera |
2009-06-09 |
| 7516435 |
Reservation of design elements in a parallel printed circuit board design environment |
Vladimir Petunin, Charles Pfeil, Vladimir B. Shikalov |
2009-04-07 |
| 6708313 |
Parallel electronic design automation: shared simultaneous editing |
Charles Pfeil, Edwin Smith, Vladimir Petunin, Venkat Natarajan |
2004-03-16 |