| 8359186 |
Method for delay immune and accelerated evaluation of digital circuits by compiling asynchronous completion handshaking means |
Ramesh Narayanaswamy, Ian Michael Nixon, Leonid Alexander Broukhis, Thomas Spencer |
2013-01-22 |
| 7548842 |
Scalable system for simulation and emulation of electronic circuits using asymmetrical evaluation and canvassing instruction processors |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon, Thomas Spencer |
2009-06-16 |
| 7509602 |
Compact processor element for a scalable digital logic verification and emulation system |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon, Thomas Spencer |
2009-03-24 |
| 6691287 |
Functional verification system |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon |
2004-02-10 |
| 6629296 |
Functional verification of integrated circuit designs |
Shyam Prasad Pillalamarri |
2003-09-30 |
| 6629297 |
Tracing the change of state of a signal in a functional verification system |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon |
2003-09-30 |
| 6625786 |
Run-time controller in a functional verification system |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon |
2003-09-23 |
| 6480988 |
Functional verification of both cycle-based and non-cycle based designs |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon |
2002-11-12 |
| 6470480 |
Tracing different states reached by a signal in a functional verification system |
Leonid Alexander Broukhis, Ramesh Narayanaswamy, Ian Michael Nixon |
2002-10-22 |
| 6138266 |
Functional verification of integrated circuit designs |
Shyam Prasad Pillalamarri |
2000-10-24 |