| 10129009 |
Electronic device, method and system for half duplex data transmission |
Herbert Meier, Andreas Hagl |
2018-11-13 |
| 9672671 |
Relay attack prevention for passive entry/passive start systems |
Klaus Seiberts |
2017-06-06 |
| 9179492 |
Electronic device, method and system for half duplex data transmission |
Herbert Meier, Andreas Hagl |
2015-11-03 |
| 9102296 |
Relay attack prevention for passive entry/passive start systems |
Klaus Seiberts |
2015-08-11 |
| 7760006 |
Method and system to reduce electromagnetic radiation from semiconductor devices |
Kevin Patrick Lavery, Pravin P. Patel |
2010-07-20 |
| 7236021 |
Method of controlling slope and dead time in an integrated output buffer with inductive load |
Pravin P. Patel |
2007-06-26 |
| 7224140 |
Method of stall detection for stepper motor system |
Mohammed S. Arefeen |
2007-05-29 |
| 7187180 |
Method of sensing motor winding current in integrated stepper motor buffer |
— |
2007-03-06 |
| 5790894 |
Data processing with improved register bit structure |
Paul Huelskamp |
1998-08-04 |
| 5765010 |
Timing and control circuit and method for a synchronous vector processor |
Moo-Taek Chung, Hiroshi Miyaguchi, Manfred Becker |
1998-06-09 |
| 5680600 |
Electronic circuit for reducing controller memory requirements |
Peter Reinecke |
1997-10-21 |
| 5628025 |
Timing and control circuit and method for a synchronous vector processor |
Moo-Taek Chung, Hiroshi Miyaguchi, Manfred Becker |
1997-05-06 |
| 5598545 |
Circuitry and method for performing two operating instructions during a single clock in a processing device |
Peter Reinecke, Yutaka Takahashi, Seiichi Yamamoto |
1997-01-28 |
| 5592681 |
Data processing with improved register bit structure |
Paul Huelskamp |
1997-01-07 |
| 5539891 |
Data transfer control circuit with a sequencer circuit and control subcircuits and data control method for successively entering data into a memory |
Yutaka Takahashi |
1996-07-23 |
| 5452425 |
Sequential constant generator system for indicating the last data word by using the end of loop bit having opposite digital state than other data words |
Hiroshi Miyaguchi, Peter Reinecke |
1995-09-19 |
| 5408673 |
Circuit for continuous processing of video signals in a synchronous vector processor and method of operating same |
Hiroshi Miyaguchi |
1995-04-18 |
| 5293637 |
Distribution of global variables in synchronous vector processor |
Hiroshi Miyaguchi |
1994-03-08 |
| 5210836 |
Instruction generator architecture for a video signal processor controller |
Peter Reinecke, Moo-Taek Chung, Hiroshi Miyaguchi |
1993-05-11 |
| 5163120 |
Second nearest-neighbor communication network for synchronous vector processor, systems and methods |
Peter Reinecke, Hiroshi Miyaguchi |
1992-11-10 |
| 5126973 |
Redundancy scheme for eliminating defects in a memory device |
James D. Gallia |
1992-06-30 |