| 11327523 |
Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems |
Eyal Fayneh, Elias Nassar, Ramkumar Krithivasan, Vijay K. Vuppaladadium, Miguel A. Corvacho Hernandez +2 more |
2022-05-10 |
| 10659061 |
Divider-less fractional PLL architecture |
Elias Nassar, Eyal Fayneh, Elan Banin, Rotem Banin, Ofir Degani +1 more |
2020-05-19 |
| 10571953 |
Method and apparatus to utilize a digital-time-conversion (DTC) based clocking in computing systems |
Eyal Fayneh, Elias Nassar, Ramkumar Krithivasan, Vijay K. Vuppaladadium, Miguel A. Corvacho Hernandez +2 more |
2020-02-25 |
| 10218379 |
Scalable interleaved digital-to-time converter circuit for clock generation |
Rotem Banin, Elias Nassar, Eyal Fayneh, Ofir Degani, Sebastian Sievert |
2019-02-26 |
| 9965019 |
Dyanamically adapting a voltage of a clock generation circuit |
Tapan A. Ganpule, Inder M. Sodhi, Yair Talker, Tanveer R. Khondker |
2018-05-08 |
| 9941898 |
Scalable interleaved digital-to-time converter circuit for clock generation |
Rotem Banin, Elias Nassar, Eyal Fayneh, Ofir Degani, Sebastian Sievert |
2018-04-10 |
| 9791834 |
Fast digital to time converter linearity calibration to improve clock jitter performance |
Elias Nassar, Samer Nassar, Eyal Fayneh, Rotem Banin, Ofir Degani |
2017-10-17 |
| 9459689 |
Dyanamically adapting a voltage of a clock generation circuit |
Tapan A. Ganpule, Inder M. Sodhi, Yair Talker, Tanveer R. Khondker |
2016-10-04 |