| 8838674 |
Plug-in accelerator |
Bruce D. D'Amora, James R. Moulic |
2014-09-16 |
| 7925485 |
System and apparatus for managing latency-sensitive interaction in virtual environments |
Bruce D. D'Amora, James R. Moulic |
2011-04-12 |
| 7624222 |
South bridge system and method |
Krishnan Sugavanam |
2009-11-24 |
| 6965972 |
Real time emulation of coherence directories using global sparse directories |
Krishnan Sugavanam |
2005-11-15 |
| 6826651 |
State-based allocation and replacement for improved hit ratio in directory caches |
Maged M. Michael, Thomas Basil Smith, III |
2004-11-30 |
| 6792512 |
Method and system for organizing coherence directories in shared memory systems |
Krishnan Sugavanam |
2004-09-14 |
| 6721858 |
Parallel implementation of protocol engines based on memory partitioning |
Douglas J. Joseph, Maged M. Michael |
2004-04-13 |
| 6628615 |
Two level virtual channels |
Douglas J. Joseph, Maged M. Michael |
2003-09-30 |
| 6405292 |
Split pending buffer with concurrent access of requests and responses to fully associative and indexed components |
Douglas J. Joseph, Maged M. Michael |
2002-06-11 |
| 6338123 |
Complete and concise remote (CCR) directory |
Douglas J. Joseph, Maged M. Michael |
2002-01-08 |
| 6038645 |
Microprocessor circuits, systems, and methods using a combined writeback queue and victim cache |
Jonathan H. Shiell |
2000-03-14 |
| 6032225 |
Microprocessor system with burstable, non-cacheable memory access support |
Jonathan H. Shiell, Ian Chen, Steven D. Krueger |
2000-02-29 |
| 5881277 |
Pipelined microprocessor with branch misprediction cache circuits, systems and methods |
James O. Bondi, Simonjit Dutta |
1999-03-09 |
