Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
SM

Saikat Mandal — 19 Patents

Intel: 19 patents #2,167 of 30,777Top 8%
Sacramento, CA: #42 of 1,687 inventorsTop 3%
California: #31,067 of 386,348 inventorsTop 9%
Overall (All Time): #229,345 of 4,157,543Top 6%
19 Patents All Time
Saikat Mandal has been granted 19 US patents while listed as an inventor at Intel. The first was granted in 2018 and the most recent in May 2025. Saikat Mandal ranks #229,345 of 4,157,543 US inventors in our database (top 5.5%). Patent records list Saikat Mandal in Sacramento, CA, US.

Issued Patents All Time

Showing 1–19 of 19 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12307547 Apparatus and method for performing a stable and short latency sorting operation Prasoonkumar Surti, Sven Woop 2025-05-20
12236498 Generation and storage of compressed Z-planes in graphics processing Karol A. Szerszen, Vasanth Ranganathan, Altug Koker, Michael J. Norris, Prasoonkumar Surti +1 more 2025-02-25
12182023 Opportunistic late depth testing to prevent stalling for overlapping cache lines Eric J. Hoekstra, Vasanth Ranganathan, Prasoonkumar Surti 2024-12-31 $16,542,000
12020370 Enhancing hierarchical depth buffer culling efficiency via mask accumulation Vasanth Ranganathan 2024-06-25 $22,163,000
11922557 Apparatus and method using triangle pairs and shared transformation circuitry to improve ray tracing performance Sven Woop, Prasoonkumar Surti, Karthik Vaidyanathan, Carsten Benthin, Joshua Barczak 2024-03-05 $29,696,000
11900498 Apparatus and method for performing a stable and short latency sorting operation Prasoonkumar Surti, Sven Woop 2024-02-13 $18,546,000
11615584 Hierarchical depth buffer back annotation Vasanth Ranganathan, Saurabh Sharma, Vamsee Vardhan Chivukula, Karol A. Szerszen, Aleksander Olek Neyman +7 more 2023-03-28 $20,940,000
11615585 Enhancing hierarchical depth buffer culling efficiency via mask accumulation Vasanth Ranganathan 2023-03-28 $20,940,000
11341709 Apparatus and method using triangle pairs and shared transformation circuitry to improve ray tracing performance Sven Woop, Prasoonkumar Surti, Karthik Vaidyanathan, Carsten Benthin, Joshua Barczak 2022-05-24 $18,289,000
11250539 Low granularity coarse depth test efficiency enhancement Vasanth Ranganathan, Karol A. Szerszen, Saurabh Sharma, Vamsee Vardhan Chivukula, Abhishek R. Appu +3 more 2022-02-15 $14,138,000
11107269 Enhancing hierarchical depth buffer culling efficiency via mask accumulation Vasanth Ranganathan 2021-08-31 $22,590,000
11087522 Apparatus and method for asynchronous ray tracing Prasoonkumar Surti, Abhishek R. Appu, Karthik Vaidyanathan, Michael J. Norris 2021-08-10 $36,027,000
11080925 Hierarchical depth buffer back annotation Vasanth Ranganathan, Saurabh Sharma, Vamsee Vardhan Chivukula, Karol A. Szerszen, Aleksander Olek Neyman +7 more 2021-08-03 $25,424,000
10839595 Apparatus and method for optimizing a hierarchical depth buffer Vasanth Ranganathan 2020-11-17 $36,756,000
10748242 Low granularity coarse depth test efficiency enhancement Vasanth Ranganathan, Karol A. Szerszen, Saurabh Sharma, Vamsee Vardhan Chivukula, Abhishek R. Appu +3 more 2020-08-18 $29,577,000
10430990 Pixel compression mechanism Subramaniam Maiyuran, Jorge F. Garcia Pabon, Vasanth Ranganathan, Karol A. Szerszen, Luis F. Cruz Camacho +2 more 2019-10-01 $22,201,000
10424107 Hierarchical depth buffer back annotaton Vasanth Ranganathan, Saurabh Sharma, Vamsee Vardhan Chivukula, Karol A. Szerszen, Aleksander Olek Neyman +7 more 2019-09-24 $28,939,000
10319138 Graphics with early stencil test Vasanth Ranganathan, Prasoonkumar Surti, Abhishek R. Appu, Andrew S. Downsworth, Vamsee Vardhan Chivukula +4 more 2019-06-11 $16,707,000
10102609 Low granularity coarse depth test efficiency enhancement Vasanth Ranganathan, Karol A. Szerszen, Saurabh Sharma, Vamsee Vardhan Chivukula, Abhishek R. Appu +3 more 2018-10-16 $21,459,000