{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Intel", "item": "https://www.patentleaderboard.com/company/intel"}, {"@type": "ListItem", "position": 3, "name": "Naresh Sehgal", "item": "https://www.patentleaderboard.com/inventor/fl:na_ln:sehgal-1"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
NS

Naresh Sehgal — 7 Patents

Intel: 6 patents #6,200 of 30,777Top 25%
NENeurasignal: 1 patents #17 of 30Top 60%
Santa Clara, CA: #2,368 of 9,301 inventorsTop 30%
California: #83,669 of 386,348 inventorsTop 25%
Overall (All Time): #680,018 of 4,157,543Top 20%
7 Patents All Time
Naresh Sehgal has been granted 7 US patents while listed as an inventor at Intel. The first was granted in 2000 and the most recent in July 2025. Naresh Sehgal ranks #680,018 of 4,157,543 US inventors in our database (top 16.4%). Patent records list Naresh Sehgal in Santa Clara, CA, US.

Patents per Year

Patents granted per year, 2000 to 2025Bar chart with a peak of 1 patents in 2000.peak 12000: 1 patents20002003: 1 patents20032004: 1 patents20042008: 1 patents20082017: 1 patents20172023: 1 patents20232025: 1 patents2025

Issued Patents All Time

Showing 1–7 of 7 patents

Patent #TitleCo-InventorsDateApprox Value ⓘ
12343195 System and method of generating image of vascular flow network Asutosh Choudhury, Sivasankaran KRISHNAN, Vivekanand Balakrishnan, Ajay Zachariah, Madala Naveen RAGHUVEER +2 more 2025-07-01
11579897 Systems, methods, and apparatus for software defined silicon security Katalin K. Bartfai-Walcott, Arkadiusz Berent, Vasuki Chilukuri, Mark Baldwin, Vasudevan Srinivasan +2 more 2023-02-14 $12,790,000
9568975 Power balancing to increase workload density and improve energy efficiency Mrittika Ganguli, Slawomir Putyrski, Marek Jakowski, Arkadiusz Chylinski 2017-02-14 $9,787,000
7337418 Structural regularity extraction and floorplanning in datapath circuits using vectors Sudhakar Kale, Amit Chowdhary, Phani Saripella, Rajesh Gupta 2008-02-26 $16,748,000
6823500 2-dimensional placement with reliability constraints for VLSI design Kiran Ganesh, Artour Levin, Miles F. Mccoo 2004-11-23 $26,666,000
6594808 Structural regularity extraction and floorplanning in datapath circuits using vectors Sudhakar Kale, Amit Chowdhary, Phani Saripella, Rajesh Gupta 2003-07-15 $37,859,000
6148433 Systematic approach for regularity extraction Amit Chowdhary, Sudhakar Kale, Phani Saripella, Rajesh Gupta 2000-11-14 $197,588,000