| 8981813 |
Method and apparatus for facilitating communication between programmable logic circuit and application specific integrated circuit with clock adjustment |
Kai Keung Chan, David Tsang, Shian-Jiun Fu |
2015-03-17 |
| 6353552 |
PLD with on-chip memory having a shadow register |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2002-03-05 |
| 6317367 |
FPGA with on-chip multiport memory |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2001-11-13 |
| 6219284 |
Programmable logic device with multi-port memory |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2001-04-17 |
| 6151258 |
Programmable logic device with multi-port memory |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2000-11-21 |
| 6011730 |
Programmable logic device with multi-port memory |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2000-01-04 |
| 6011744 |
Programmable logic device with multi-port memory |
Stephen P. Sample, Michael Butts, Kevin A. Norman, Rakesh Patel |
2000-01-04 |
| 5455525 |
Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array |
Walford W. Ho, Yuk Y. Yang |
1995-10-03 |