| 9542315 |
Tiled storage array with systolic move-to-front organization |
Matteo Frigo |
2017-01-10 |
| 9009415 |
Memory system including a spiral cache |
Fadi H. Gebara, Jeremy D. Schaub |
2015-04-14 |
| 8972703 |
Multithreaded processor architecture with operational latency hiding |
Matteo Frigo, Ahmed Gheith |
2015-03-03 |
| 8880954 |
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells |
Fadi H. Gebara, Joonsoo Kim, Jeremy D. Schaub |
2014-11-04 |
| 8689027 |
Tiled memory power management |
— |
2014-04-01 |
| 8543768 |
Memory system including a spiral cache |
Fadi H. Gebara, Jeremy D. Schaub |
2013-09-24 |
| 8539185 |
Systolic networks for a spiral cache |
Fadi H. Gebara, Jeremy D. Schaub |
2013-09-17 |
| 8527726 |
Tiled storage array with systolic move-to-front reorganization |
Matteo Frigo |
2013-09-03 |
| 8495431 |
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells |
Fadi H. Gebara, Joonsoo Kim, Jeremy D. Schaub |
2013-07-23 |
| 8370579 |
Global instructions for spiral cache management |
— |
2013-02-05 |
| 8364895 |
Global instructions for spiral cache management |
— |
2013-01-29 |
| 8230423 |
Multithreaded processor architecture with operational latency hiding |
Matteo Frigo, Ahmed Gheith |
2012-07-24 |
| 8219857 |
Temperature-profiled device fingerprint generation and authentication from power-up states of static cells |
Fadi H. Gebara, Joonsoo Kim, Jeremy D. Schaub |
2012-07-10 |
| 8060699 |
Spiral cache memory and method of operating a spiral cache |
Matteo Frigo |
2011-11-15 |
| 7933940 |
Cyclic segmented prefix circuits for mesh networks |
Matteo Frigo |
2011-04-26 |
| 6161219 |
System and method for providing checkpointing with precompile directives and supporting software to produce checkpoints, independent of environment constraints |
Balkrishna Ramkumar |
2000-12-12 |
