| 12412635 |
Apparatus and method for performing self-calibration of receiver offset without shorting differential input terminals of receiver |
Chih-Hung Wu, Po-Wen Hsiao, Zhou-Lun Liou |
2025-09-09 |
| 11935577 |
Physical interface and associated signal processing method for clock domain transfer of quarter-rate data |
Sridhar Cheruku, Sivaramakrishnan Subramanian, Hussainvali Shaik |
2024-03-19 |
| 11736108 |
Method for performing divided-clock phase synchronization in multi-divided-clock system, synchronization control circuit, synchronization control sub-circuit, and electronic device |
Chih-Hung Wu, Po-Wen Hsiao, Zhou-Lun Liou |
2023-08-22 |
| 11360709 |
Gate signal control circuit for DDR memory system |
Hong-Yi Wu, Sivaramakrishnan Subramanian, Sridhar Cheruku |
2022-06-14 |
| 11145343 |
Method for controlling multi-cycle write leveling process in memory system |
Sivaramakrishnan Subramanian, Hong-Yi Wu, Sridhar Cheruku |
2021-10-12 |